The integrated amplifier and sample-and-hold analog multiplexer-ISHAM, is a proportional wire chamber analog readout module. It includes the front-end am plifier, the gated integrator and the sample-and-hold analog multiplexer. A density of 24 channels per module was achieved in a nonstandard multilayer P.C. board. Besides the above mentioned functions, the module provides: the control circuits for the Read-In and the Read-Out of the wire signals, the control circuits for the calibration of the 24 amplifiers, and the neutral trigger information. As an additional feature, the high voltage required by each wire is also supplied. The gain is 5V output voltage @ 20 pC input signal charge. The equivalent input noise charge is 4 x 10-15 C for the channel only and 6 x 10-15 for the entire system. The nonlinearity is better than 0.1% f.s. and the crosstalk is less than 1%. The Z-position resolution achieved is 1%.
INTRODUCTION
The ISHAM electronics was designed for two major constituents of the MARK III wide angle detector: the Barrel and the End-Cap shower counters [1] .
The Barrel shower counter consists of 24 layers; each layer contains 320 proportional wires. The wires are read individually for the first six layers and in groups of three radially for the outer 18 layers, Fig. 1 . This structure mainly determined the configuration of the printed circuit board: six channels specified for single wires alternating with six channels specified for triple wires. The Barrel shower counter wire is 47pm stainless steel, permitting Z-position measurements by charge division method.
The End-Cap shower counters have the same characteristics as the Barrel shower counter, being made of 24 layers of proportional counters, each layer having 94 cells. Position along the wire is obtained by charge division, the same as for the Barrel counter.
The sense wires are of 37pm diameter stainless steel. As in the Barrel shower counter, the first six layers are read individually and the outer 18 layers in groups of three.
As the Z-position measurement requires an ISHAMchannel at each end, a total of 12,192 channels must be provided. To variations of the wire resistance on the position measurements. The most convenient way to implement this requirement is to take advantage of the bipolar transistor, in the grounded-base configuration, as the front-end preamplifier.
Each end of the wire is provided with a currentto-voltage amplifier, which consists of the groundedbase preamplifier followed by a feedback amplifier, and a gated integrator (Fig. 2) . The whole electronics is implemented onto the same P.C. board; thus the remote amplifiers are connected to the chamber via 50 ohms high-voltage coax cables, each 14 ft long.
The system configuration is shown in Fig. 3 . 2. In our configuration, the total charge (energy) signal has to be obtained by summing amplifiers or by summing the digitized output signals from the ends of the wire [3] . We use the latter method; in this case an accurate knowledge of the amplifiers' gain is required, otherwise a nonlinearity in the ratio [QA/(OA + 0B)] with position is introduced.
3. The presence of the high voltage on the anode wires implies a decoupling capacitor (2Cb) at each wire end, Fig. 3 . As a result, the configuration is also subject to a position nonlinearity due to the decoupling capacitors.
The minimum value of the decoupling capacitors is determined by the signal charge feedback. The result of this approach led to the following expression given by V. Radeka and P. Rehak [4] :
CD/Cb of one percent, with CD = 33 pF, requires Cb = 3 nF (2Cb = 6 nF). We decided a higher value 2Cb = 25 nF, based on position resolution considerations [5] . The equivalent noise charge measured in the system, including the environmental pick-up and the ground loop effects, is 6 x 10-15 C.
CIRCUIT DESCRIPTION
A. The Analog Circuit
The amplifier circuit is shown in Fig. 4 . The input stage, a grounded base transistor, converts the signal charge into a signal voltage which is amplified by the feedback amplifier which follows it. The input impedance matches the 50 ohm coax cable. The 24 ohm resistor (RI) also limits, to some extent, the discharge current of the HV-decoupling capacitor in case of a spark or short-circuit occurring on the in chamber wire. In such a case, the 100 ohm resistor (R4) limits the discharge current through the baseemitter junction of the input transistor (TI) to 7 mA maximum, forcing the discharge current through the diodes', DI and D2, path. The n3 diode provides the charging path for the HV-decoupling capacitor (Cb). The current source output impedance (T5) is increased by the boot-strapping stage (T6) which results in a better linearity and a smaller sag during the sampling time.
The sample-and-hold circuit is based on Q1 and Q2
FET-switches (Type 4066B, four switches in a package), operated at 12 V. Q1 is normally closed, thus it clamps the integrator output to ground through a relatively low impedance (RON = 100 ohm typical) during the READ-OUT cycle. In this way, the feedthrough of the signal into the storage capacitor, via 02 FET-switch, is avoided. Q2 is normally open; it is operated during the READ-IN cycle and for the externally applied RESET pulse. Q3 FET-swtich is normally open. It is closed after each READ-OUT of the channel analog data and while an external RESET pulse is given to the system. When an event is aborted, by the trigger-decision logic, the storage capacitors are discharged via Q3 and Q1-02 in parallel with it. This combination brings the discharge path to an impedance of 66 ohm typical. Since the trigger-decision is achieved after 640 ns of the 780 ns beam-cycle, a RESET pulse of 100 ns is supplied to the whole system. As the discharge time constant iS T dshre= 16.5 ins, the storage Tdischarge' capacitors are discharged to 0.2%.
During the READ-OUT cycle of 2,000 channels, which requires 8.0 ms for our BADC (SLAC Brilliant Analog-toDigital Converter), the contribution of the buffer amplifier (CA 3140) bias current to the charge already stored in the storage capacitor is, for the worst case: This value is about one channel for the BADC.
B. The Logic Circuits
These circuits provide the control lines required by the ISHAM functionment during the READ-IN and READ-OUT cycle.
The READ-IN cycle is activated by a Sampling-Clock which operates the Q1 and Q2 FET-switches. If the trigger decision is to abort the event, a RESET pulse is sent to the system 640 ns after the start of the Read-In cycle. This pulse controls the 02 and Q3 FETswitches which in turn discharge the storage capacitors and it also resets the READ-IN cycle.
In the READ-OUT cycle two multiplexers are involved (Fig. 6) 
C. The ISHAM Calibration
The calibration scheme is based on a 4-bit serial/parallel shift register, Fig. 7 . The 24 channels are organized in four groups of ODD channels and four groups of EVEN channels, three channels each.
These four groups of ODD and EVEN channels are addressed by the 4-bit shift register. By using two extra control lines --ODD and EVEN --the calibration mode is selected by the pattern loaded into the shift register combined with the state of the ODD and EVEN control lines. A step function, whose height is set by the computer program, is supplied to the calibration capacitors. In this way, a known amount of charge is transferred to the selected channels. The step function is generated by fast FET-switches.
D. The Neutral Trigger Circuits
Two signals are provided by the neutral trigger circuits for the purpose of trigger decision:
1. An analog signal which is proportional with the total charge collected by the 24 wires connected to an ISHAM module, each beam crossing cycle.
2. A digital signal of a constant level is generated each time the charge collected by the 24 attached wires is greater than a minimum presetted value. The threshold corresponding to the minimum amount of charge is remote controlled.
The block diagram of the Neutral Trigger circuits is shown in Fig. 8 
